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James E. Webb, Adininistrator of the National Aero- 
nautics and Space Admi~stra~on, with respect to an in- 
vention of Lawrence J. Zottarelli, La Canada, Calif. 
Filed July 7,1964, Ser. No. 380,955 
6 Claims. (C1. 346)-174) 
' 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aeronau- 
tics and Space Act of 1958, Public Law 85-568 (72 Stat. 
435; 42 USC 2457). 
This invention relates generally to improvements in 
magnetic oore circuit apparatus of the type which finds 
particular utility in selection matrices for digital memories. 
Digital memories comprised of a matrix of discrete 
storage elements arranged to define a plurality of word 
locations are well known in the art. In order to  access 
a seleoted location in such a memory, a pulse is applied 
to a drive line or lines coupled to the elements of the 
selected location. The selected location is usually identified 
by coded information stored in a selection register. A 
decoding circuit of some sort is usually coupled between 
the selection register and the memory matrix. 
The characteristics of the pulse applied to the drive line 
are often critical. For example, in a non-destructive read- 
out memory matrix, stored information can be read non- 
destructively only if a pulse of a first polarity having an 
amplitude above a certain threshold is applied to  the 
drive line. If an opposite polarity pulse is applied to the 
drive line, the stored information can be destroyed. 
One type of decoding circuit which is used fairly fre- 
quently is comprised of a selection ma'trix of magnetic 
cores, each core in the selection matrix being coupled to 
#the drive line of a different memory matrix location. The 
selection matrix is operated by initially applying a set 
signal to the column of cores including the core associated 
with the drive line to be selected. As a result, all of the 
cores in that column are driven to a set state. A reset 
signal is then applied to the row of cores including the 
core associated with the drive line to be selected. Of 
course, the only core in the selection matrix to switch in 
response to the reset signal will be the core at the inter- 
section of the selected row and column. The switching of 
the unique core can be used to apply a pulse to  the drive 
line coupled thereto. In order to prevent an opposite polar- 
ity pulse from being applied to the drive line when the 
column cores are initially switched, a diode i s  usually con- 
nected in series with the drive line. The reliability of the 
diode is thus a very critical factor in the circuit operation. 
It is an objec't of the present invention to  provide a 
selection matrix which has higher reliability than hereto- 
fore known devices. 
More particularly, it is an object of the present invention 
to provide a selection matrix of the foregoing type which 
develops unipolar output pulses without utilizing the diode 
normally employed in prior art selection matrices. 
In addition to  finding utility in the selection matrix of 
the type described, many other applications exist in which 
it is desirable to obtain a single unipolar oatput pulse re- 
sponse to a magnetic core being switched from a first to a 
second and back to a first state. Accordingly, it is an 
additional object of the present invention to provide highly 
reliable circuit means for use in conjunction with a mag- 
netic core for developing this response. 
The novel features that are considered characteristic of 
this invention are set forth with particularity in the ap- 
pended claims. The invention itself, both as to its organ- 
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ization and method of operation, as well as additional ob- 
jects and advantages thereof, will best be understood from 
the following description when read in connection wi'th the 
accompanying drawings, in which: 
FIGURE 1 is a block diagram of a conventional mem- 
ory system illustrating a memory matirix, a data register, 
an address register, and a selection matrix responsive to 
information stored in the address register for selecting a 
unique location in the memory matrix; and 
FIGURE 2 is a schematic diagram of a memory SYS- 
tem of the type generally illustrated in FIGURE 1 con- 
structed in accordance with the present invention. 
Attention is now called to FIGURE 1 of the drawings 
which illustrates in 'block diagram form a conventional 
memory system of the type employed in digital data proc- 
essing systems. The memory system of FIGURE 1 includes 
a memory matrix 10 which is usually comprised of a plu- 
rality of discrete storage elements, for example of the 
magnetic core variety. The storage elements of the matrix 
10 are usually arranged to define a plurality of word 
Zocations. A different word drive line 12 is coupled to the 
storage elements of each diffmnt location in the memory 
matrix 10. By applying an appropriate signal to a selected 
drive line 12, the word location associated therewith can 
be accessed so that either the information stored in the 
data register 14 is stored in the accessed location or the 
information stored in the accessed location is entered into 
the data register 14. Whether information is written into 
the 'memory ma'trix or read therefrom, is controlled by a 
memory control means 16. 
The particular word drive line 12 to which appropriate 
pulses are applied is determined by information stored 
in an address register 18. The address register 18 is illus- 
trated as being comprised of a Y portion and an X portion. 
Connected between the address register 18 and the drive 
lines 12 is a selection matrix 20 which is responsive to 
coded information stored in the address register 18 for 
selecting one of the drive lines. The particular type of 
pulse which must be provided by the selection matrix to 
the lines 12 depends of course u ular char- 
acteristics of the memory matrix necessary 
that the drive pulse be of one pol an ampli- 
tude above a certain threshold in order to be effective. In 
many cases, it is essential to prevent opposite polarity 
pulses from being applied to the drive lines 12 inasmuch 
as such opposite polarity pulses can destroy information 
stored in the memory matrix PO. 
A typical prior art selection matrix for providing a 
unipolar output pulse in response to coded information 
stored in the address register often comprises a matrix 
of magnetic cores, each core being coupled to a different 
one of the drive lines 12. The cores in the selection matrix 
are arranged in rows and columns. The coded informa- 
tion stored in the Y portion of the address register 18 
determines the column of cores to which a set signal is 
applied. The information in the X portion of the address 
register determines the row of cores to which a reset 
signal is subsequently applied. It should be apparent that 
only at the intersection of the selected row and column, 
will a core be switched first to a set state and then back 
to a reset state. The switching of the unique core to the 
reset state can be used to develop a unipolar output pulse 
for application to the drive line 12 coupled thereto. In 
order to prevent the cores in the selection matrix from 
applying pulses to the drive lines 
initially set in response to the information in the Y por- 
tion of the address register, most prior art selection 
matrices employ a diode in series with each of the word 
drive lines. Inasmuch as diodes are not as reliable as 
sometimes desired, attempts have been made to limit the 
output of the selection matrix to unipolar pulses without 
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requiring the use of a di . FIGURE 2 illustrates a output of And gate 42 is nected to winding 48 which 
preferred embodiment of the present invention which likewise is similarly wound on the ,cores 26 of the row 2 
provides a unipolar output pulse in response to a magnetic core pairs. At time T2, a pulse will be applied to either 
core being switched from a set or first state of magnetic winding 46 or 48 to thus switch the cores coupled thereto 
remanence to  a reset or second state of magnetic rema- 5 to a reset state. Of course, only the core which had pre- 
nence then back to the set state. viously 'been switched to a set state will actually switch 
Attention is now called to FIGURE 2 which illustrates back to a reset state. The switching of one of ths cores 26 
a preferred embodiment of the invention in the form of to a reset state will be transformer (coupled to core 28 to 
a selection matrix 20 for use in a memory system as develop a clockwise magnetic field therein. The develop- 
shown in FIGURE 1. FIGURE 2 illustrates a memory ment of the field in core 28 will in turn induce a pulse in 
matrix EO including four memory locations each com- the winding 40 coupled thereto. This pulse will of course 
prised of a plurality of discrete storage elements, which be applied to the drive line 12 coupled thereto to enable 
can, for example, be single or multi-aperture magnetic the selected location in the memory matrix 10 to be 
cores. A different word drive line 2 is coupled to all of accessed. A current limiting resistance 15 is connected in 
the storage elements of each of the locations. Memory 15 series with each of the drive lines 12. 
matrix sense windings 13 couple the storage elements in Thus, it should be appreciated that an lapparatus has 
the matrix E0 to the stages of the data register 14. been introduced herein which permits a single unipolar 
Since the exemplary memory matrix 10 of FIGURE 2 output pulse to be developed in response to a square loop 
includes only four locations, the address register 18 re- magnetic core switching from a first to a second and back 
quires only two binary stages to specify a particular lo- 20 to a first state. The apparatus employs a linear magnetic 
cation. The stages will be respectively identified as flip- core in which substantially cancelling magnetic fields are 
flop Y (FFY) and flip-flop X (FFX) which respectively developed in response to the square loop core switching 
correspond to the Y and X portions of the address reg- from a first to a second state and in which a non-can- 
ister shown in FIGURE 1. celling magnetic field 'is developed when the square loop 
The selection matrix 20 includes four core pairs 21, 25 core switches from a second to a first state. Utilization 
each pair being associated with a different one of the word of a linear core in awordance with the teachings herein in 
drive lines 12. The core pairs are arranged in rows and lieu of a diode as employed in the prior art, considerably 
columns such that the core pairs in column 1 of the improves the reliability of a system In which the apparatus 
selection matrix 20 are associated with the drive lines of is employed. 
locations 2 and 4 of the memory matrix 10. The core pairs 30 Although particular attention has been directed to a 
of column 2 of the selection matrix 20 are associated with selection matrix comprising a preferred embodiment of 
drive lines of locations 1 and 3 of the memory matrix the present invention, it is stressed that many other sig- 
On the other hand, the core pairs of row 1 of the nificant applications exlist in which it is desired to develop 
ction matrix are associated with drive lines of loca- a single unipolar output pulse in response to  a square loop 
tions I and 2 of the memory matrix and the core pairs 35 core switching from a first to a second and lback to a first 
of row 2 of the selection matrix are associated with drive state. Thus, the invention should not be interpreted as 
lines of locations 3 and 4 of the memory matrix 10. being limited to the embodiment shown and it should be 
More particularly, each core pair includes a first core understood that the memory matrix 10 illustrated in FIG- 
6 which comprises a square loop magnetic core capable URE 2 only comprises an exemplary load which can be 
f assuming first and second remanent states. The second 40 coupled to the winding 40. 
core 28 in each pair is a linear core. The column 1 and 2 What is claimed is: 
windings 30 and 32 are respectively derived from the true 1. In combination with a memory comprised of a 
and false output terminals of flipflop FFY via And gates plurality of storage elements arranged to define a plurality 
34 and 36. The And gates 34 and 36 are enabled at time of locations, each location having a drive line coupled to 
TP to thereby apply a pulse to either winding 30 or 32. 45 the elements thereof, decoding apparatus for applying a 
und on both cores in each unipolar pulse to a selected drive line, said apparatus 
e selection matrix 20. The comprising a plurality of miagnetic core pairs, each pair 
wound on all of the cores including first and second magnetic cores; a plurality of 
in column 2 of the selection matrix. sense windings, each sense winding coupling a different 
The application of a pulse to winding 30 or 32 switches 50 one of said second magnetic cores to a different one of 
all of the first cores 26 coupled thereto from a first to a said drive lines; first means for concurrently applying sig- 
second state. The affect of the pulse on the column wind- nals to the first land second cores of selected pairs for 
ing develops a clockwise magnetic field in the linear cores switching the first core thereof to a second state and for 
28 coupled thereto. The first and second magnetic cores developing in the second core thereof a magnetic field 
26 and 28 in each core pair are coupled by a winding 55 oriented in a first direction; second means for applying 
38 which is responsive to the first core 26 switching to a a signal to selected pairs for switching the first core there- 
second state for developing, by transformer coupling, a of to a first state; winding means coupling said first and 
counterclockwise magnetic field in the second core 28. second cores of each of said pairs for developing in said 
Thus, in response to the applic on of a pulse to one of second cores a magnetiic field oriented in a second direc- 
the column windings at time T all of the cores 26 cou- 60 tion in response to the first core being switched to a second 
pled thereto will be switched to a second state while op- state an,d for developing a magnetic field oriented in a 
positely oriented magnetic fields will be developed in the first direction in response to said first oore being switched 
cores 28 which substantially cancel each other. A sense to a first state. 
0 is wound on the core 28 of each core pair 2. The combination of claim 1 wherein each of said 
and is coupled to the drive line 12 associated with that 65 first cores comprises a square loop core and each of said 
core pair. AS a consequence of the flux cancellation in second cores csomprises a linear core. 
core 28 as a result of a pulse being applied to the column 3. In combination with a first magnetic core capable of 
winding, no output signal will be induced in the winding defining first and second states of magnetic remanence, 
46) and thus, no pulse will be applied to the drive line 12. means for switching said first magnetic core and for 
The true and false output terminals of the flip-flop X 70 developing a first polarity output pulse only in response 
are respectively connected to  the input of And gates 42 to said first magnetic core being switched from said first 
and 44. These And gates are enabled at time T2. The out- to said second state, said means comprising a second 
put of And gate 44 is connected to the row 1 winding 46 magnetic core; a first winding coupled to said first and 
of the selection matrix 20. The w 46 is similarly second magnetic cores; a second winding lcoupled to said 
wound on the first cores 26 of the core pairs. The 75 second magnetic core; means for applying a signal to said 
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first winding for switching s first magnetic core to said a second state and for developing a magnetic field in said 
secon'd state and for developing a magnetic field oriented second magnetic core oriented in a first direction; second 
in a first direction in said second magneti'c core; third means for applying ma signal to said first magnetic core for 
winding means coupling said first magnetic core to said switching said first magnetic core to a first state; and 
second magnetic core for developing a magnetic field 5 means responsive to said first magnetic core switching to 
oriented in a second direction in said second magnetic said first and second states for respectively applying sig- 
core in response to said first magnetic core being switched nals to said second magnetic core for developing mag- 
to said second state; means for applying a signal to said netic fields therein oriented in first and second directions. 
second winding for switching said first magnetic core to 5. The combination of claim 4 wherein said first and 
said first state whereby said third winding means will second means are succ ivated. 
develop a magnetic field oriented in a first direction in 6. The combination wherein said first and 
said second magnetic core; (and sense winding means second magnetic $cores r comprise a square loop 
coupled to said second magnetic core. core and a linear core. 
4. In combination with a first magnetic core capable 
of defining first and second states of magnetic remanence, 15 
means for switching said first magnetic 'core and for de- 
veloping a first polarity output pulse only in response to 
said second state, said means comprising first means for 
simultaneously applying signals to said first and second 20 
magnetic cores for switching said first magnetic core to 
efeerenses Cite 
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